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is mainly due to three types of leakage currents: subthreshold, gate-oxide and Band-To-Band
Tunneling (BTBT) leakage currents as shown by Equation (1.3). Sub-threshold leakage is a
dominant type of leakage current and is due to movement of minority carriers (holes for n-type
and electrons for p-type material) from drain to source of a transistor, when it is operating in
cut-off region (Vgs < Vt). One popular technique to reduce subthreshold leakage current is to
use high Vt gates. As Vt has a negative exponential relationship with ISub, even a small increase
in Vt results in a reduction in subthreshold leakage current [Kim et al., 2003b]. Gate leakage
current is due to current through the gate oxide insulation and has signiﬁcantly increased due
to reduction in thickness of gate oxide Tox with technology scaling, which is only a few atoms
thick in 90 nm CMOS process technology. It can be reduced by using a high-k dielectric ma-
terial. The BTBT current (IBTBT) is due to a high electric ﬁeld across a reverse-biased p-n
junction between the source/drain and bulk of the CMOS device, which causes signiﬁcant cur-
rent to ﬂow through the junction [Roy et al., 2003]. The increase of dynamic and static power
consumption with technology scaling is shown in Figure 1.1. It can be seen that static power
is a major contributor to total power consumption in 70 nm processes. Subthreshold and gate
leakage currents are dominant causes of static power in nanometer CMOS, but it is also affected
by Gate Induced Drain Leakage and Reverse Bias Junction Leakage [Fallah and Pedram, 2005].
Some of the most widely used low power design techniques include: Clock Gating, Multi-Vt
design, and Multi-Vdd design techniques [Keating et al., 2007, Tiwari et al., 1998]. Clock gating
is motivated by the fact that clock tree contributes towards switching activity and it can be as
high as 50% of dynamic power consumption of a design. This is because of two reasons: ﬁrstly,Chapter 1 Introduction 4
the clock nets are long and drive high load capacitances. Secondly, they are subject to a high
switching activity. Clock gating targets parts of the design that are not required and turn off the
clock supply to them. This clock activity is disabled by adding logic elements in parts of the
circuit such that logic elements fed by the ﬂip-ﬂops do not change their state un-necessarily. In
an experiment conducted using two designs with and without clock gating, it was found that the
power savings measured on a real chip varied from 34% to 43% on designs fabricated using 180
nm CMOS process technology [Pokhrel, 2007].
Multi-Vt design is another effective low power design technique commonly used to trade-off
static powerwith speed. Theidea is fairly straightforward, adesign issynthesized using standard
Vt cells and once the timing requirement is met, cells on non-critical paths are replaced by high
Vt cells that are slower but produce smaller static power. On the other hand, low Vt and faster
cells are placed on the critical path to meet the timing constraint; in this case design objective
is to place minimum number of low Vt cells to meet timing [Luo et al., 2008]. It was shown
in [Luo et al., 2008] that leakage current of a low Vt cell can be as high as 17.3 times that of high
Vt cell. High Vt cells are 30% slower than their low Vt counterparts on 65 nm CMOS process
technology.
The multi-Vdd design technique provides the highest amount of power savings [Keating et al.,
2007] as it reduces the operating voltage of functional blocks according to their workload re-
quirement. Unfortunately, voltage reduction comes at a cost of reduced operating frequency and
therefore the voltage level and frequency setting of each block is determined after analysing the
performance requirement of each individual block. The multi-Vdd design technique divides the
design and supplies each block with a speciﬁc set of voltage setting in order to meet performance
requirements of respective block(s). For example, a USB device has much lower performance
requirements than the cache, therefore USB can operate at a lower voltage than that supplied
to the cache without degrading the overall system performance. This is further shown in Fig-
ure 1.2, where the voltage level of path “B” is reduced thereby reducing power consumption,
without affecting the overall performance of the design. From Eq. (1.2), it can be seen that sup-
ply voltage has a quadratic relationship with dynamic power and therefore reducing voltage has
more pronounced effect on power savings than other parameters, i.e., f, and CL.
It is important to note that all these low power techniques aim to reduce energy expenditure
and not power alone. Battery life is determined by total energy used by a device and is given
by an integral of power over time. Power is an instantaneous parameter, while energy shows
total power spent over a period of time. Since low power design techniques increase delay, it is
possible that a device consumes lower power (using low power design techniques) but the same
amount of energy as a faster device (due to slow completion of tasks). Therefore, it is crucial toChapter 1 Introduction 5
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analyze the impact of low power design technique on overall energy expenditure of the system
to make it energy-efﬁcient rather than power-efﬁcient.
In general, multi-Vdd designs can be broadly categorized into two different types: First, a simple
multi-Vdd scheme divides different blocks of the design according to their peak workload and
performance requirement. Each block is then supplied with a static (ﬁxed) voltage setting at
which it operates and this type of voltage scaling is referred as Static Voltage Scaling (SVS).
Second, a more sophisticated technique changes the voltage setting of each block dynamically
according to its performance requirement. This second type of voltage scaling is referred as
Dynamic Voltage Scaling (DVS) or Adaptive Voltage Scaling (AVS). AVS is the more advanced
of the two as it takes into account the operating conditions for example, temperature, process
and power supply variations, while DVS doesn’t have this capability and is designed to oper-
ate under worst operating conditions at ﬁxed voltage and frequency settings, for a given work
requirement. A typical AVS-based system is shown in Figure 1.3. As can be seen, the energy
management unit actively monitors the process and temperature variations in addition to perfor-
mance requirements, as monitored by the hardware performance monitor, and varies the supplyChapter 1 Introduction 13
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logic values on the node that is opposite to that produced by the fault. For example, in the case
of the circuit shown in Figure 1.8 line S with fault stuck-at 0 can be activated by producing a
logic-1 at that node, which is possible by applying a logic-0 on input B that produces the oppo-
site value on line S. Fault propagation directs this fault effect from the fault site to one of the
primary output(s), such that a distinction can be made in the behavior of faulty design from a
fault-free design by a simple comparison. The fault shown in Figure 1.8 can be propagated to
the primary output by producing a non-controlling value at the other input of gate G7, which is
possible by applying logic-1 at input A, of gate G1. The test generator returns an input test vec-
tor consisting of boolean values that produce this distinction in the presence of targeted faults.
For the case where line S is stuck-at 0, test vector 00XXX detects the fault (where X represents
the don’t care condition on respective inputs) by activating and propagating the fault to primary
output Y. Similarly, line T stuck-at 1 can be detected by a test pattern X0X01. The don’t care
bits of the test vector are randomly ﬁlled by test generators before producing a ﬁnal test set. The
don’t care bits in a test pattern are exploited for various purposes, for example, test compaction,
test compression and low power ATPG.
The purpose of test compaction is to reduce test data volume without affecting the fault coverage
of the original test set [El-Maleh et al., 2006]. In the above example, using a test merging algo-
rithm [El-Maleh and Khursheed, 2007], the two test vectors 00XXX, X0X01 can be combined
to make a single test vector, i.e., 00X01 to detect both logic faults with just one test vector. Test
compaction algorithms can be broadly categorized into two types: static compaction and dy-
namic compaction [Rudnick and Patel, 1999]. Static compaction algorithms attempt to reduce
the test size after test generation and are applied as a post processing step to test generation
algorithms. Dynamic compaction algorithms are a part of test generation procedure and attempt
to reduce the test size at the same time as test generation.
Test compression attempts to reduce test data volume by utilizing don’t care bits and encoding of
test vectors [Gonciari et al., 2003, Touba, 2006, Kapur et al., 2008]. Automatic Test Equipment
(ATE) has limited memory and number of channels (ATE bandwidth) that severely limits test
speed resulting in long test application time. Test compression aims to alleviate these problems
by encoding test data in a compressed form so less data needs to be transferred, thereby reducing
the test time and the need for tester memory. The encoded data is decompressed on-chip through
dedicated circuitry before its application to CUT. In a similar way, test data response is com-
pressed to efﬁciently utilize ATE bandwidth. Compression techniques utilize a large number of
don’t care bits in test patterns that are normally ﬁlled by test generators, these test pattern bits
are left un-ﬁlled by ATPG and are subsequently used by compression algorithms for test data
volume reduction. This is achieved without compromising the fault coverage of test data.Chapter 1 Introduction 17
Manufacturing test separates faulty circuits from fault-free to ensure the high quality of shipped
products. All faulty circuits are analyzed to determine the root cause of their failure and this
process is called diagnosis [Waicukauski and Lindbloom, 1989, Henderson and Soden, 1997].
The purpose of diagnosis is to determine the location and type of defect that deviates the circuit
from ideal behaviour. Volume diagnosis takes into account a large set of failing ICs and statisti-
cal analysis is performed to ﬁgure out yield-limiting defects and design issues. This information
is used for improving the subsequent design cycle and yield [Hora et al., 2002].
Diagnosis algorithms can be broadly categorized into three different types:
1. The effect-cause algorithm uses fault observing output(s) of a circuit and isolates the logic
structures feeding those outputs for further analysis [Abramovici and Breuer, 1980, Wu
and Rudnick, 1999, Abramovici et al., 1998]. In the effect-cause diagnosis algorithm,
the circuit is traced backwards i.e., from primary outputs to primary inputs, using the
fault observing output(s) found by failing patterns. As a result, a list of all possible fault
candidates is generated, let FL denote this list. The algorithm further analyzes the failing
patterns by fault-simulating each pattern in thepresence of afault f ∈FL. It compares the
output response of the tester with that of fault simulation and only in the case of a match,
a fault is added to a list FL′. This step further reduces the size of potential candidates.
After analysing all failing patterns the list of potential candidates is further reduced by
solving a minimum set cover to determine common faults across all the failing patterns in
the list FL′ and the outcome is stored in a separate list FL′′. Next, all the faults in FL′′
are fault-simulated using each of the passing patterns, and the algorithm updates a counter
whenever a fault is detected by a passing pattern. Finally, all faults are sorted using the
mismatch count to represent the likelihood of each fault as a root cause of IC failure [Zou
et al., 2007].
2. The cause-effect algorithm uses a database containing the output response of a circuit
in the presence of a speciﬁc fault, when certain test pattern(s) are applied to the faulty
design. This database is referred to as a dictionary and is generated using a fault model
and a test set. The dictionary holds the test response of a circuit in the presence of a
fault, which is compared with the observed output and this comparison is used to reduce
the size of potential fault locations. For ease of comparison and higher accuracy of fault
diagnosis, test patterns that detect the minimum number of faults per test are desirable to
reduce the number of potential fault locations; such test patterns are referred to as high-
resolution test patterns. A test pattern is said to have SLAT (Single location at a time)
property if it propagates a single fault to the primary outputs of the circuit [Bartenstein
et al., 2001, Huisman, 2004]. High resolution tests for improving diagnosis accuracyChapter 1 Introduction 19
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recently a scan cell feeding multiplexer has been used to improve logic-1 and logic-0 control-
lability at the same time. This is further shown in Figure 1.9, where a multiplexer is added
to improve the controllability of a desired logic value, similarly an observation point can be
added to improve observability of a node. Test points have been used for improving fault cov-
erage and compaction [Geuzebroek et al., 2000] by accessing parts of logic that are otherwise
difﬁcult to access, but they can violate timing if used in critical path of the design [Vranken
et al., 2004]. TPI incurs an area and power overhead due to the additional logic inserted in the
design [Abramovici et al., 1998].Chapter 1 Introduction 21
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FIGURE 2.1: Resistive Bridge [Kundu et al., 2001].
treating the whole continuum of bridge resistance values Rsh ∈ [0 Ω, ∞) by handling a ﬁnite
number of discrete intervals. The key observation which enables this method is that a resistive
bridge changes the voltages on the bridged lines from 0 V (logic-0) or Vdd (logic-1) to some
intermediate values, which will be different for different Rsh values. The logic behavior of the
physical defect can be expressed in terms of the logic values perceived by the gate inputs driven
by the bridged nets based on their speciﬁc input threshold voltage.
A typical bridge fault scenario is illustrated in Figure 2.2. D1 and D2 are the gates driving the
bridged nets, while S1, S2, S3 and S4 are successor gates, i.e. gates having inputs driven by one
of the bridged nets. The resistive bridge affects the logic behavior only when the two bridged
nets are driven at opposite logic values. For example, consider the case when the output of D1
is driven high and the output of D2 is driven low. For illustration, we assume that the shown
bridge Rsh affects only the output of D1, i.e., S1, S2 and S3 are affected by the resistive bridge.
The dependence of the voltage level on the output of D1 (VO) on the equivalent resistance of the
physical bridge is shown in Figure 2.3. The deviation of VO from the ideal voltage level (Vdd) is
highest for small values of Rsh and decreases for larger values of Rsh. To translate this analog
behavior into the digital domain, the input threshold voltage levels Vth1, Vth2 and Vth3 of the
successor gates S1, S2 and S3 have been added to the VO plot. For each value of the bridge
resistance Rsh, the logic values at inputs I1, I2 and I3 can be determined by comparing VO with
the input threshold voltage of the corresponding input. These values are shown in the second
part of Figure 2.3. Crosses are used to mark the faulty logic values and ticks to mark the correctChapter 2 Literature Survey 29
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FIGURE 2.2: Example of a Resistive Bridge fault.
ones. It can be seen that, for bridge with Rsh > R3, the logic behavior at the fault site is fault-
free (all inputs interpret the correct value), while for bridge with Rsh between 0 and R3, one or
more of the successor inputs are interpreting a faulty logic value. The Rsh value corresponding
to R3 is normally referred to as “critical resistance” as it represents the crossing point between
faulty and correct logic behavior. Methods for determining the critical resistance have been
presented in several publications [Sar-Dessai and Walker, 1999], [Engelke et al., 2006b].
A number of bridge resistance intervals can be identiﬁed based on the corresponding logic be-
havior. For example, all bridges with Rsh ∈ [0,R1] exhibit the same faulty behavior in the
digital domain (all successor inputs interpret faulty logic value). Similarly, for bridges with
Rsh ∈ [R1,R2], successor gates S2 and S3 interpret the faulty value, while S1 interprets the
correct value. Finally, for bridges with Rsh ∈ [R2,R3] only S3 interprets a faulty value while
the other two successor gates interpret the correct logic value. Consequently, each interval
[Ri,Ri+1] corresponds to a distinct logic behavior occurring at the bridge fault site. The logic
behavior at the fault site can be captured using a data structure further referred to as logic state
conﬁguration (LSC), which can be looked at as logic fault model [Khursheed et al., 2008]. This
data structure used to capture resistive bridge fault is more complex than the one used for stuck-
at fault model, as it holds the details of four important parameters of a bridge fault site. These
four parameters include: boolean inputs to the driving gates, logic threshold of the driven gate
inputs, voltage setting, and resistance interval covered. Boolean inputs to the driving gates (D1,
D2 as in Figure 2.2) inﬂuence the voltage VO on the bridged nets. This is because the boolean
inputs to the driving gates switches the PMOS transistor(s) of the pull-up network (for gate
driving high), and NMOS transistors of the pull-down network (for gate driving low) and theChapter 2 Literature Survey 30
V￿
0￿ R￿ 1￿ R￿2￿ R￿3￿
V￿th3￿
V￿th2￿
V￿th1￿
I￿3￿
I￿2￿
I￿1￿
0￿
0￿
0￿
0￿
0￿
1￿
0￿
0￿
0￿
1￿
1￿
1￿
1￿
1￿
Faulty behavior￿ Fault-free behavior￿
A
￿
n
￿
a
￿
l
￿
o
￿
g
￿
 
￿
d
￿
o
￿
m
￿
a
￿
i
￿
n
￿
D
￿
i
￿
g
￿
i
￿
t
￿
a
￿
l
￿
 
￿
d
￿
o
￿
m
￿
a
￿
i
￿
n
￿
R￿
V￿O￿
FIGURE 2.3: Behavior of a bridge fault at a single Vdd setting in analog and digital domains.
overall conﬁguration of PMOS and NMOS transistors (including drive strength of each) inﬂu-
ence the voltage VO on the bridged nets. The next two parameters (logic threshold values and
Vdd settings) are added in the LSC because logic threshold values of gates’ inputs driven by the
bridge varies across different voltage settings and affects the logic fault behavior2. Section 2.1.2
presents more details with illustrative example on the change of logic fault behavior with change
in supply voltage. Finally, the resistance interval for example, [0,R1] that exhibit the same faulty
behavior at the given inputs to the driving gates and Vdd settings is also stored in the LSC.For all
experiments reported in this thesis, the resistance interval is calculated by using nominal process
parameter values (of transistors) without considering corner cases, this assumption is also used
in other recently published dissertations on resistive bridge defects [Ingelsson, 2009, Engelke,
2009]. It reduces computation complexity and acts as a simplifying assumption, however the
resistance interval may slightly vary at other process corners, as discussed in Section 6.2.
The union of the resistance intervals corresponding to detectable faults forms the Global Ana-
logue Detectability Interval (G-ADI) [Engelke et al., 2006b]. Basically, G-ADI represents the
2The tool ﬂow showing the mechanism to generate logic threshold values is presented in Appendix A.Chapter 2 Literature Survey 31
TABLE 2.1: Test set targeting resistance intervals
Test Set Detectable Intervals
T1 [0, R1]
T2 [R1, R2]
T3 ∅
T4 [R2, R3]
entire range of detectable physical defects. Given a test set TS, the Covered Analogue De-
tectability Interval (C-ADI) represents the range of physical defects detected by TS. The C-ADI
for a bridge defect is the union of one or more disjoint resistance intervals, the union of intervals
corresponding to detectable faults [Renovell et al., 1996], [Engelke et al., 2004], [Engelke et al.,
2006b], and [Engelke et al., 2006a]. For example, considering the bridge fault shown in Fig-
ure 2.2 and corresponding resistance intervals in Figure 2.3, assume the test vectors for each
detectable interval are tabulated in Table 2.1. The table shows four test vectors along with the
resistance interval covered by each of the test vectors. The C-ADI of test vectors T1, T2, and T3
can be given by the union of corresponding resistance intervals, i.e., [0, R1] ∪ [R1, R2] ∪ ∅ =
[0, R2]. The G-ADI is the union of all detectable resistance intervals, i.e., [0, R1] ∪ [R1, R2] ∪
[R2, R3] = [0, R3]. The quality of a test set is estimated by measuring how much of the G-ADI
has been covered by the C-ADI. When the C-ADI of test set TS is identical to the G-ADI of
fault f, TS is said to achieve full fault coverage for f.
A number of studies have shown that the detectable resistance range of bridge defect increases
with lowering the supply voltage [Hao and McCluskey, 1993, Zain Ali, 2009]. A study reported
in [Mandava et al., 1999] was conducted on a bridge fault to determine the impact of resistance
range detection atthree different Vdd settings. Forthat purpose, various resistances wereinserted
at the bridge fault site and static3 and path delay test were used for fault detection. The results
are tabulated in Table 2.2, which can be used to highlight the following four ﬁndings: ﬁrstly, as
the supply voltage is reduced, the detectable resistance range increases for both logic and delay
test techniques; secondly, at a given voltage setting delay test is able to cover higher resistance
range than covered by logic test; thirdly, by reducing test Vdd setting, logic test is able to cover
some of the resistance range covered by delay test at higher Vdd setting; and ﬁnally, after a
certain bridge resistance range, the bridge fault can not be detected by either logic or delay test
techniques.
Several test generation methods for resistive bridge faults RBF have been proposed for a ﬁxed
supply voltage setting [Sar-Dessai and Walker, 1999], [Maeda and Kinoshita, 2000], [Shinogi
3Static test implies test pattern applied without timing considerationChapter 2 Literature Survey 32
TABLE 2.2: Effectofvoltagescalingondetectabilityofresistivebridges[Mandavaetal.,1999]
Resistance Range
Vdd Settings 500 Ω 600 Ω 800 Ω 850 Ω 900 Ω 950 Ω 1000 Ω
2.5V LE * LE TE * TE TE TE TE
2.2V LE LE LE TE TE TE TE
1.9V LE LE LE LE LE TE TE
Resistance Range
Vdd Settings 1050 Ω 1100 Ω 1150 Ω 1200 Ω 1400 Ω 1660 Ω 1800 Ω
2.5V TE TE TE TE FF * FF FF
2.2V TE TE TE TE TE FF FF
1.9V TE TE TE TE TE TE TE
* LE → Logic Error, TE → Timing Error, FF → Fault Free
et al., 2001], [Chen et al., 2005], and [Engelke et al., 2006a]. The method presented in [Maeda
and Kinoshita, 2000] is to guarantee the application of all possible values at the bridge site with-
out detailed electrical analysis. In [Chen et al., 2005], the effect of a bridge on a node with
fanout is modeled as a multiple line stuck-at fault. The study in [Sar-Dessai and Walker, 1999],
identiﬁes only the largest resistance interval and determines the corresponding test pattern. In
contrast to [Sar-Dessai and Walker, 1999], the sectioning approach from [Shinogi et al., 2001]
considers all the sections (resistance intervals) [Ri,Ri+1]. For each section, the corresponding
LSC (and associated faulty logical behavior) is identiﬁed. This avoids the need for dealing with
the resistance intervals and improves the test quality compared with [Sar-Dessai and Walker,
1999], but the number of considered faults grows. In [Engelke et al., 2006a], the authors com-
bined the advantages of the interval based [Sar-Dessai and Walker, 1999] and the sectioning
approach [Shinogi et al., 2001] into a more efﬁcient test generation procedure by targeting the
section with the highest boundaries ﬁrst. Interval based fault simulation is then used to identify
all other sections covered by the test pattern.
Prior research has analyzed the effect of varying the supply voltage on the fault coverage using
pseudo random tests [Engelke et al., 2004]. The reported experimental results show that the fault
coverage of a given test can vary both ways when the supply voltage is lowered, because not all
faults can be covered using a single Vdd setting during test. However [Engelke et al., 2004] sug-
gests that applying the tests at a lower supply voltage in addition to the nominal can improve the
fault coverage. This ﬁnding is further elaborated by Figure 2.4. It shows the number of defects
and respective resistance values, which cannot be detected (test escapes) at Vdd = 0.8 V (which
would be a preferred Vdd for a 1.2 V process according to [Renovell et al., 1996], [Engelke et al.,Chapter 2 Literature Survey 34
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FIGURE 2.5: Effect of supply voltage on bridge fault behavior: Analog domain.
LF3 differ from one supply voltage setting to another. This means that a test pattern targeting
a particular logic fault will detect different ranges of physical defects when applied at different
supply voltage settings. For example, at VddA, a test pattern targeting LF3 will detect bridge
with Rsh ∈ [R2A,R3A], while at VddB it will detect a much wider range of physical bridge
(Rsh ∈ [R2B,R3B]). Analysing this from a different perspective, a bridge with Rsh = R3B will
cause a logic fault at VddB but not at VddA. To demonstrate the need for using multiple Vdd
settings during test we use the following two scenarios. In Case 1 (Figure 2.7) all three logic
faults LF1, LF2 and LF3 are non-redundant. Figure 2.7 shows the ranges of bridge resistance
corresponding to faulty logic behavior for the two Vdd settings (basically the G-ADI sets corre-
sponding to the two Vdd settings). Previous work on test generation for bridge faults [Engelke
et al., 2006a] has used the concept of G-ADI assuming a ﬁxed Vdd scenario. [Ingelsson et al.,
2007] has extended the concept of G-ADI to capture the dependence of the bridge fault behavior
on the supply voltage by deﬁning the multi-Vdd G-ADI as the union of Vdd speciﬁc G-ADIs for
a given design.Chapter 2 Literature Survey 35
FIGURE 2.6: Effect of supply voltage on bridge fault behavior: Digital domain.
G-ADI =
S
G-ADI(V ddi)
The overall G-ADI consists of the union of the two Vdd speciﬁc G-ADI sets. It can be seen
that G-ADI(V ddA) represents about 45% of the overall G-ADI while G-ADI(V ddB) fully
covers the overall G-ADI. This means that a test set detecting LF1, LF2 and LF3 will achieve
full bridge fault coverage when applied at VddB. In Case 2 from Figure 2.7, only LF2 and LF3
are non-redundant, which means that there is no test pattern which can detect LF1. In this case,
G-ADI(V ddA) represents about 30% of the overall G-ADI while G-ADI(V ddB) represents
about 90% of the overall G-ADI. This means that full bridge fault coverage cannot be achieved
using a single Vdd setting.
From this analysis it can be concluded that to achieve full G-ADI coverage in a variable Vdd
system, it may be necessary to apply tests at several Vdd settings. Instead of repeating the sameChapter 2 Literature Survey 36
G-ADI(Vdd￿A￿)￿
G-ADI(Vdd￿B￿)￿
G-ADI(Vdd￿A￿)￿
G-ADI(Vdd￿B￿)￿
G-ADI(Vdd￿A￿&Vdd￿B￿)￿
G-ADI(Vdd￿A￿&Vdd￿B￿)￿
CASE 1:￿
LF1,LF2 and LF3 - non-redundant￿
CASE 2:￿
LF1 – redundant￿
LF2 and LF3 - non-redundant￿
R￿1A￿ R￿2A￿ R￿3A￿
R￿1B￿ R￿2B￿ R￿3B￿
R￿1B￿ R￿2B￿ R￿3B￿
R￿1A￿ R￿2A￿ R￿3A￿
Targeted Resistance￿
for Single Vdd Test￿
R￿
R￿
R￿
R￿
R￿
R￿
FIGURE 2.7: Effect of supply voltage on bridge fault behavior: Observable bridge resistance
ranges.
test at all Vdd settings, which would lead to long testing times and consequently would increase
the manufacturing cost, it would be desirable to be able to determine for each Vdd settings only
the test patterns which effectively contribute to the overall defect coverage.
It has been shown in [Engelke et al., 2004] that the fault coverage of a test set targeting resistive
bridge faults RBF can vary with the supply voltage used during test. This means that, depend-
ing on the operating Vdd setting, a given RBF may or may not affect the correct operation of
the design. Consequently, to ensure high fault coverage for a design that needs to operate at
a number of different Vdds, it may be necessary to perform testing at more than one Vdd to
detect faults which manifest themselves only at particular Vdds. A Multi-Vdd Test Generation
(MVTG) methodology is presented in [Ingelsson, 2009], which computes a number of Vdd spe-
ciﬁc test sets to achieve 100% fault coverage. In [Ingelsson, 2009] experiments are conducted
using ISCAS-85’ and 89’ benchmark designs and fault list is compiled using coupling capaci-
tance between neighboring nodes, these are most likely to form a bridge. Three Vdd settings are
used for the experiment, i.e., 0.8 V, 1.0 V and 1.2 V and the outcome is tabulated in Table 2.3.
The ﬁrst two columns show the benchmark designs along with the number of faults extracted
for each design. In this experiment, Synopsys TetraMAXTM is used to generate a test set for
each design, which is then fault simulated at 0.8 V (since higher resistive bridge fault coverageChapter 2 Literature Survey 39
FIGURE 2.9: Distribution of metal open resistances [Montanes et al., 2002].
the ﬂoating net, and 3) the trapped charge on the ﬂoating net. If F represents a ﬂoating net that
is disconnected from its driver, then voltage VF is given by [Zou et al., 2006], and [Ingelsson,
2009]:
VF =
CHigh
CHigh + CLow
Vdd +
Qtrap
CGnd
(2.1)
where, VF is voltage on the ﬂoating net, CHigh and CLow is capacitance due to neighboring lines
driving high and low respectively (including capacitance due to Vdd and Gnd), Vdd is the supply
voltage,
Qtrap
CGnd represents the trapped charge on the ﬂoating net. From (2.1), it can be noticed
that for detecting full-open defects, VF can be induced such that voltage on the ﬂoating net is
higher than the logic threshold Lth voltage of the gate input, i.e., VF > Lth, thereby exciting a
stuck-at 1 fault. Voltage on the ﬂoating net can be induced by using test patterns that result in
setting the neighboring nets to desired logic value, thereby increasing the fraction
CHigh
CHigh+CLow,
as shown in (2.1). Similarly a stuck-at 0 fault can be induced on the ﬂoating net. The fault effect
can then be propagated to any of the primary outputs for detection [Zou et al., 2006].Chapter 2 Literature Survey 40
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FIGURE 2.10: Change in logic value due to gate tunneling leakage [Arumi et al., 2008a].
In nanometer CMOS (≤ 90 nm), since the thickness of gate oxide is few tens of ˚ A, it does not
act as a strong insulator. This results in higher gate-tunneling leakage current in comparison
to previous technologies [Sreedhar et al., 2008], [Arumi et al., 2008a], [Ingelsson, 2009], and
therefore affects thevoltage onthe ﬂoating netcausing full-open defect. Aﬂoating netconnected
to a gate has a bi-stable input state [Sreedhar et al., 2008], [Arumi et al., 2008a]. In [Sreedhar
et al., 2008] an inverter synthesized using 45 nm technology was simulated with a ﬂoating input
and the change in input voltage was observed. It was found that the voltage on the ﬂoating
net increased from 0V to 0.17 V (due to gate leakage through the PMOS, as inverter output
goes to logic high) and the input voltage reduced from 0.8 V to 0.58 V (due to gate leakage
through the NMOS, as inverter output goes to logic low). Furthermore, in [Arumi et al., 2008a]
an experiment is conducted using 0.18 µm technology with an open defect. It is shown that an
interconnect open initially set to behave as stuck-at 1 (using (2.1) and procedure described above
to set a particular logic value on an interconnect) changes to stuck-at 0 in approx. 2 seconds, due
to gate tunneling leakage currents. Voltage behavior of the ﬂoating net is shown in Figure 2.10.
It is therefore concluded that for nanometer CMOS, gate tunneling leakage is a dominant player
in setting the voltage on the ﬂoating net and the ﬁnal steady state value is independent of the
initial state. Furthermore, it is predicted that the time period to reach the steady state will reduce
in future technologies and will be in the order of hundreds of µs.
The Vdd dependent detectability of full-open defects is investigated in a study presented in [In-
gelsson, 2009] using static test and leakage-aware fault model. The experiments utilize ISCASChapter 2 Literature Survey 42
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FIGURE 2.11: Circuit Model of Resistive Open Defect.
Zwolinski, 2006]. Figure 2.11 shows a typical resistive open fault model, where “D” and “S”
represent the driver and successor gate respectively.
Resistive open shows timing dependent effects and therefore should be tested using delay tests.
Delay fault testing is used to catch defects that create additional than expected delay and thereby
cause amalfunction of theIC [Kruseman and Heiligers, 2006]. Usingdelay fault testing, adefect
is detectable only when it causes longer delay than that of the longest path in a fault free design.
It was shown in [Kruseman et al., 2004] that majority of tested paths show less than one-third
delay in comparison to that of the longest path. Therefore a defect in any of these shorter paths
can only be detected if it causes higher delay than that of the longest path in the design.
In [Kruseman and Heiligers, 2006] the optimal test conditions for testing resistive open is an-
alyzed for non-speed-binned ICs, which are designed to meet timing under worst process and
working conditions and typically have a logic depth of 30-70 gates. It is argued that for designs
operating at few hundred MHz, one can expect to detect defects with resistance of 100 kΩ or
more, while delay caused by smaller resistance defects are of the order of gate delays and does
not cause additional delay even if they occur at the longest path. The paper analyses two major
sources of open defects, i.e., incompletely ﬁlled vias and partial breaks in the poly of the transis-
tor (due to salicidation). Furthermore, it is argued that resistive open shows better detectability
on silicon at elevated Vdd settings. This phenomenon is elaborated using two examples, shown
in Figure 2.12 and Figure 2.13 and discussed next. Figure 2.12 shows the delay caused by two
different resistive opens (due to 1 MΩ and 3 MΩ) while considering these defects in the longest
path and using different supply voltage settings (1.8 V being nominal supply voltage). The ﬁg-
ure also shows the delay of the longest path in fault free design (using solid gray line) and at
various voltage settings. As can be seen, the defect induced extra delay added to the expected
delay is highest at elevated supply voltage (Vdd = 2.0 V) for both resistive open defects. Also, as
expected, higher delay is observed at 3 MΩ than 1 MΩ. Figure 2.13 shows the effect of resistive
open in a shorter path, with half the delay as the longest path in a fault-free design. Defects with
same resistance values as Figure 2.12 are inserted in the shorter path, and the delay is compared
with that of the longest path (shown by solid gray line). As can be seen, delay due to 1 MΩ
resistance show marginal detectability only at elevated Vdd setting (2.0 V), by causing higher
delay than that of the longest path. It becomes undetectable at lower Vdd settings, as it showsChapter 2 Literature Survey 43
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FIGURE 2.12: Comparison of path delays due to resistive open defect in the longest path at
different supply voltage settings. Solid gray line shows the fault free design, while dotted
and dashed lines show path delays using 1 MΩ and 3 MΩ in the longest path [Kruseman and
Heiligers, 2006].
lesser delay than that of the longest path. On the other hand, 3 MΩ defect resistance is best de-
tectable at elevated Vdd (2.0 V) and becomes undetectable as Vdd setting is reduced further from
0.9 V. The behavior shown by these two examples (illustrated by Figure 2.12 and Figure 2.13) is
commonly observed on silicon and is generalized using Figure 2.14. As can be seen from Fig-
ure 2.14, resistive open in general show better detectability at elevated Vdd setting and becomes
undetectable at reduced Vdd. Finally [Kruseman and Heiligers, 2006] shows some cases where
resistive open defects are better detectable at reduced Vdd setting.
[Zain Ali and Zwolinski, 2006] has also studied delay behavior for devices operating at multi-
Vdd settings. Two types of defects are examined, i.e., transmission gate open and resistive open.
Experiments are conducted using 0.35 µm using ﬁve (3.3, 3.0, 2.7, 2.5 and 2.0 V) discrete volt-
age settings on a 4 level carry save adder (shown in Figure 2.15). Each unit of carry save adder
(for e.g., CSA-01) is made up of 5 transmission gates. The impact of transmission gate open
is studied ﬁrst, by inserting two NMOS open defects (one at a time) as shown in Figure 2.15
(marked as “Fault A” and “Fault B”). The fault site and signal propagation path of inserted de-
fects is shown in Table 2.5. Gate Delay Ratio (GDR) and Path Delay Ratio (PDR)4 is calculated
and results indicate that higher gate/path delay ratio is observed as Vdd setting is reduced and
the two faults (transmission gate open) behaves as stuck-at fault (SF) at lower Vdd settings. As
4In [Zain Ali and Zwolinski, 2006] GDR (PDR) is calculated as a delay ratio between faulty and fault-free signal
propagating gate (path) of a design.Chapter 2 Literature Survey 44
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FIGURE 2.13: Comparisonofpathdelaysduetoresistiveopendefectinashortpathatdifferent
supplyvoltagesettings. Thelongestpathis shownbyasolidgrayline(forthefaultfreedesign),
while dotted and dashed lines show path delays using 1 MΩ and 3 MΩ resistances in a shorter
path [Kruseman and Heiligers, 2006].
expected, increased GDRs for both the faults result in higher PDRs at respective paths as well.
Similar observations were reported in [Chang and McCluskey, 1996a] using 0.6 µm and 0.8 µm
technology and similar experimental setup. Study reported in [Chang and McCluskey, 1996a]
has suggested using 2Vt to 2.5Vt (Very Low Voltage (VLV) testing) for detecting defects due to
transmission gate open, threshold voltage shift and diminished-drive strength. This explains the
SF behavior of transmission gate open at reduced Vdd settings.
TABLE 2.5: Signal Propagating Path for Faults A and B [Zain Ali and Zwolinski, 2006].
Fault Site Signal Propagating Path
A CSA-11 NMOS
Open
CSA-01(A) → CSA-11(B) → CSA-21(B) →
CSA-32(Cin) → CSA-32(Cout)
B CSA-22 NMOS
Open
CSA-01(A) → CSA-11(B) → CSA-22(Cin) →
CSA-32(B) → CSA-32(Cout)
The impact of interconnect resistive open is also studied in [Zain Ali and Zwolinski, 2006]
by inserting two defects separately in the circuit, marked as “Fault C” and “Fault D” as shown
in Figure 2.15. Forthis experiment, three different resistance values (25 KΩ, 250 KΩ and 1 MΩ)
are used on both locations and results show that Path Delay Ratio (PDR) due to these two faults
increases with higher Vdd setting. As expected, PDR is more prominent for 1 MΩ resistance at
elevated Vdd setting than the other two resistance values. These ﬁndings show that interconnectChapter 2 Literature Survey 45
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FIGURE 2.14: Delay behavior of fault-free design (marked as “Good”) in comparison to delay
defect behavior due to three different defects [Kruseman and Heiligers, 2006].
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FIGURE 2.15: 4-Level Carry-Save Adder, each adder cell is made of ﬁve transmission
gates [Zain Ali and Zwolinski, 2006].
resistive opens are better detectable at elevated Vdd setting by delay test techniques. On the
other hand, transmission gate opens are better detectable at lower Vdd settings. The application
of delay test at single Vdd setting reduces test cost by avoiding repetitive tests at other Vdd
settings.
In brief, interconnect-open defects have attracted a signiﬁcant research effort world-wide to
reduce test cost without affecting the fault coverage – in the context of multi-Vdd designs. Re-
cent studies have shown that full-open defects can be tested using static test techniques at anyChapter 2 Literature Survey 47
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FIGURE 2.16: DFT Synthesis ﬂow for Multi-Vdd design using Synopsys Design Com-
piler [Baby and Sarathi, 2008].
The number of level shifters in the design are minimized by disabling voltage/power domain
mixing, which is managed by “set scan conﬁguration”.
Recently a power-aware scan chain method is presented in [Chickermane et al., 2008] for multi-
Vdd designs. The method is implemented using daisy-chaining scan approach to efﬁciently
utilize expensive tester resources (bandwidth) and reduce test cost. The method avoids signal
integrity issues during test by employing bypass multiplexers, which allows bypassing signals
from power domains that are switched off during test. Daisy-chain implementation along with
bypass multiplexers (1, 2, 3 and 4) and four different power domains (A, B, C and D) is shown
in Figure 2.17. As can be seen, bypass multiplexers allow testing of speciﬁc power domains in
multi-Vdd environment. As an example, in a particular power mode, where power domains C
and D are ON, while A and B are OFF, muxes 1 and 2 goes in bypass mode, while 3 and 4 are in
pass-thru mode. This forms a scan chain between SI, 3, 4 and SO. The bypass multiplexers are
placed on always-on power domain. This approach is implemented in Cadence EncounterTM
test tools.Chapter 2 Literature Survey 49
meets acceptable timing, while supply voltage during scan shift is reduced. The voltage regula-
tion circuitry changes the supply voltage to nominal during scan capture mode to ensure at-speed
testing.
The conventional voltage scaling circuitry and the one proposed in [Devanathan et al., 2007b]
are shown in Figure 2.18. Figure 2.18(a) shows the conventional adaptive supply voltage cir-
cuitry showing the voltage regulation component in the dashed box. It uses feedback control
and adjusts the supply voltage ‘V’ using a dc-dc converter such that the delay of the circuit ﬁts
in one clock cycle of the desired clock frequency fref, which is usually generated using on-chip
PLL. The reference circuit is made of a ring oscillator and determines the maximum delay of the
design over process, voltage and temperature variations. It determines the maximum frequency
‘f’ corresponding to the voltage ‘V’ provided to it. In [Devanathan et al., 2007b] the conven-
tional voltage regulation design is modiﬁed for voltage scaling during scan shift operation, as
shown in Figure 2.18(b). It is designed such that when the signal LV scan = 1, the supply volt-
age ‘V’ is lowered by ‘p’. On the other hand when LV scan = 0, the output ‘U’ is applied to the
multiplexer as in conventional design. Refer to [Devanathan et al., 2007b] for more details on
design of such regulator.
Experiments are conducted using 90 nm library with nominal 1.1 V supply voltage using Syn-
opsys PrimePowerTM for power analysis. The ﬁrst experiment is conducted using seven dif-
ferent ISCAS 89 benchmarks using reduced Vdd (0.77 V) and at 25 MHz scan shift frequency.
Average dynamic, peak dynamic and leakage power is compared between proposed PMScan
technique with that of conventional scan (unaware of voltage scaling). It is shown that on av-
erage PMScan reduces average dynamic power by about 44%, peak dynamic by 42%, leakage
power by 91% contributing to overall total power by 64% in comparison to conventional scan.
Moreover, it is shown that these results can be further improved by 5%, by using NOR-Gating
scheme [Girard, 2002]6 along with PMScan. The second experiment analyses test time and test
power trade-off. It is conducted using an industrial design (with 9million gates and 7 unwrapped
cores), at three different voltage (1.1 V, 1.0 V and 0.77 V) and scan shift frequency (25 MHz, 75
MHz, and 125 MHz) settings. It is shown that for test application at 0.77 V and 125 MHz scan
shift frequency, test time reduces by 80%, while total power increases by 16%, in comparison
to test application at 0.77 V with 25 MHz scan shift frequency.
Another effective technique for reducing leakage powerisbyemploying state retention logic [Keat-
ing et al., 2007]. Recently a method to test state retention logic is proposed in [Chakravadhanula
et al., 2008]. State retention logic is tested by scanning in test patterns, followed by powering
6NOR gate is used to halt unnecessary toggling of combinational logic (fed by scan ﬂip-ﬂop) during scan shift
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(DVS-enabled) systems can run at different voltage and frequency (V/F) settings during nor-
mal operation, it is therefore necessary to ensure that the system will function correctly at any
possible V/F setting. Research on very low voltage (VLV) testing [Hao and McCluskey, 1993]
and more recently [Engelke et al., 2004, Ingelsson et al., 2007, Engelke, 2009, Ingelsson, 2009]
has shown that while some faults cannot be observed at the nominal power supply voltage, they
become apparent in different operating conditions, such as lower supply voltage. This means
that traditional test methodologies assuming a ﬁxed/nominal power supply voltage and clock
frequency, cannot guarantee fault-free operation for such systems. This is because traditional
DFT techniques have been developed assuming a ﬁxed V/F setting, which means that whilst
DVS-enabled ICs may pass production tests, they can fail in the ﬁeld at different operating V/F
conditions, causing problems with reliability. A possible solution to this problem is to perform
production tests at various V/F settings, improving reliability at the expense of increased manu-
facturing test cost. The semiconductor industry is highly competitive, particularly for consumer
products pricing and hence this is not a viable option. This means that the application of DVS to
reduce energy consumption may have a detrimental impact on the quality of the manufacturing
test employed to detect permanent faults.
The objectives of the research reported in this thesis are as follows:
1. Through simulations, investigate the behavior of defects showing Vdd dependent de-
tectability and in the context of multi-Vdd designs analyse the detrimental impact of repet-
itive tests on test cost.
2. Develop effective and low-cost DFT techniques to address the above mentioned challenge
brought forward by defects exhibiting Vdd dependent detectability.
3. Investigate the impact of multi-Vdd designs on diagnosis accuracy, and develop low-cost
diagnosis technique to achieve high resolution diagnosis, while targeting such defects.
4. Validate the developed techniques through extensive simulations using advanced paramet-
ric fault model, state of the art DFT tools and benchmarks designs widely used in both
academic and industrial research.
The main focus of this thesis is to develop DVS-aware DFT and diagnosis techniques. This re-
quires a careful evaluation of the impact of the available DVS-aware DFT techniques on the sys-
tem manufacturing cost, which can increase due to test application at more than one Vdd setting.
Similarly, traditional diagnosis techniques using a ﬁxed V/F setting needs to be re-evaluated
to ensure high diagnosis accuracy at low cost. The two main objectives of this thesis include:Chapter 2 Literature Survey 52
reducing manufacturing test cost for DVS-enabled devices, and proposing a cost-effective diag-
nosis technique to improve diagnosis accuracy for such devices.
It has been shown in [Engelke et al., 2004] and more recently in [Ingelsson et al., 2007] that
the fault coverage of a test set targeting resistive bridging faults (RBF) can vary with the supply
voltage used during test. This means that, depending on the operating Vdd setting, a given
RBF may or may not affect correct operation of the design. Consequently, to ensure high fault
coverage for a design that needs to operate at a number of different Vdd settings, it is necessary
to perform testing at more than one Vdd to detect faults that manifest themselves only at a
particular Vdd. It was shown in [Ingelsson, 2009] that the majority of circuits (8 out of 12)
require testing at more than one voltage setting to achieve 100% fault coverage, which means
that the ATE (Automatic Test Equipment) will have to switch between different voltage settings
to apply the test. Switching between different Vdd settings during test is not desirable and can
impact the cost of test. The switching overhead is also linked with test compaction [El-Maleh
and Khursheed, 2007], which aims to reduce test size without reducing fault coverage of a test.
For DVS-enabled designs, test compaction is conﬁned to tests in single voltage domain as test
vectors from different Vdd settings cannot be merged as each test has to be applied at a speciﬁc
voltage setting. This may negatively affect test compaction and increase test application time
thereby aggravating test cost. Therefore it is important to reduce the number of test Vdd settings
to reduce test cost.
There is no reported work on minimizing the number of test Vdd settings for multi-Vdd designs.
The ﬁrst part of this thesis addresses it and proposes two effective techniques to reduce the
number of Vdd settings without compromising the fault coverage of the original test employing
multiple Vdd settings. First, this thesis demonstrates that test point insertion (TPI) can be used to
reduce the number of Vdd settings during test, without affecting the fault coverage of the original
test, thereby reducing test cost. Experiments conducted using ISCASand ITC benchmarks show
that test Vdd settings are reduced minimizing test cost. A drawback with the TPI technique is
that it does not guarantee a single Vdd test and usually results in more than one test Vdd setting.
Therefore, this thesis proposes a more effective technique for reducing test cost of multi-Vdd
designs, through gate-sizing (GS). It targets defects that cause faulty logic behavior to appear
at more than one test Vdd setting, and uses gate sizing (GS) to expose the defect at a single test
Vdd. The number of test voltages is then reduced, minimizing test cost. We show that unlike
TPI, it is possible to achieve single Vdd test without affecting the fault coverage of the original
test.
The second part of this thesis deals with the diagnosis of Multi-Vdd designs in the presence of
resistive bridge defects that manifest themselves (as error) at more than one Vdd setting. AllChapter 2 Literature Survey 56
repetitive tests at several Vdd settings. For resistive open interconnect defect, elevated Vdd set-
ting achieves better detectability using delay test and therefore repetitive tests at other voltage
settings can be avoided. However, full-open interconnect defects do not show Vdd dependent de-
tectability and therefore can be tested at any Vdd setting using static test techniques [Ingelsson,
2009]. Resistive bridge defects (RBDs) show Vdd dependent detectability and recent research
shows that the lowest Vdd setting achieves highest fault coverage, nevertheless this class of de-
fects requires more than one Vdd setting to achieve 100% fault coverage. The Vdd dependent
detectability of RBDs represent multitude of problems for existing DFT and diagnosis solu-
tions. This means that there is no available DFT technique to achieve single Vdd test for RBDs
without affecting the fault coverage. This thesis proposes two cost-effective DFT techniques in
Chapter 3 and Chapter 4 to achieve single Vdd test targeting resistive bridges.
The Vdd dependent detectability of resistive bridge defects questions the completeness of exist-
ing diagnosis techniques, as all existing techniques use single Vdd setting for diagnosing such
defects. This may lead to reduced diagnosis accuracy with negative affect on failure analysis,
which is key to improving subsequent design cycle and yield. This means that novel diagnosis
solutions are required for accurate and cost-effective diagnosis of bridge defects in multi-Vdd
designs. This issue is also dealt with in this thesis and details are available in Chapter 5.
This chapter has also outlined existing low cost scan techniques for multi-voltage design, and in
this thesis, the scan architecture is assumed to be fault-free. Low cost scan is possible through
various techniques. Some techniques focus on reducing implementation cost of scan chains
in multi-voltage environment through clustering scan chains according to their respective volt-
age domain thereby reducing the number of level shifters and also by employing power-aware
scan that efﬁciently utilize expensive tester resources (bandwidth) and reduce test cost. Other
technique achieves low power test for multi-voltage devices by reusing the existing functional
infrastructure for voltage scaling to reduce power consumption leading to reduced cost.
The chapter also outlines a number of worthy research problems that need to be addressed to
develop high quality and cost effective test solutions for reliable low power devices. A detailed
description of the proposed future work is presented in Chapter 6.Chapter 3 Test Cost Reduction Using Test Points 58
to switch between different voltage settings to apply the Multi-Vdd test, incurring test cost due to
switching overhead and degradation of test compaction quality. The loss of compaction quality
is illustrated by Figure 3.1, which shows relaxed test vectors (also called atomic components) for
seven different fault and the outcome of test merging algorithm [El-Maleh and Khursheed, 2007]
on two sets of test vectors to be applied at V1 and V2 separately. As can be seen from Figure 3.1-
(a) the test merging algorithm results in reducing four test vectors to two at V1. No reduction in
test size at V2 is possible because of conﬂict at each bit position of all test vectors in the test set,
resulting in overall ﬁve test vectors to be applied at two Vdd settings separately. Figure 3.1-(b)
shows the same set of test vectors but in contrast to the scenario shown in Figure 3.1-(a), all test
vectors have to be applied at single Vdd setting, thus providing higher ﬂexibility to reduce test
set size, resulting in more compact test set. As can be seen, it has resulted in three test vectors
thereby achieving higher compaction in comparison to two test Vdd settings.
An experiment is conducted to investigate the loss of compaction quality due to repetitive tests
at multiple Vdd settings; this experiment also quantize the detrimental effect on compaction
quality due to multiple voltage settings. For this experiment, test merging algorithm for static
test compaction proposed in [El-Maleh and Khursheed, 2007] is used with 13 ISCAS-85 and
full-scanned ISCAS-89 benchmarks. For each design, a test set is generated using HITEC test
generator [Niermann and Patel, 1991] targeting stuck-at faults in the design, to achieve 100%
fault coverage. These test vectors are then divided into two and three partitions of equal size,
where each partition mimic a test at a particular Vdd setting. The loss in compaction quality
is primarily because of test partitioning into different voltage settings, where test vectors can
not be combined from a different partition. The purpose of this experiment is to evaluate and
demonstrate the detrimental affect of partitioning test vectors and its impact on test compaction.
Test compaction is applied for each voltage setting individually and total test count is the sum of
test vectors at all voltage settings. In this way, test compaction algorithm is applied at a single
partition (representing single Vdd test), two partitions (representing two Vdd settings) and three
partitions (representing three Vdd settings). For example a certain design requires 1500 test
vectors to achieve 100% fault coverage at a single test Vdd. For this design, while considering
two Vdd test, each partition gets 750 test vectors and, 500 test vectors per partition in case
of three test Vdd settings. Compaction algorithm is applied individually at each test Vdd and
results are tabulated in Table 3.2. The ﬁrst column of Table 3.2 shows the benchmark design,
followed by total number of test vectors generated by HITEC. The next three columns show the
number of test vectors generated by using test merging algorithm at single test Vdd, two test Vdd
settings, and three test Vdd settings (including individual test sizes at each Vdd setting in case
of more than one Vdd setting). As can be seen, for all designs the test count is smallest in case
of single Vdd test and it increases with each additional Vdd setting. This is further illustratedChapter 3 Test Cost Reduction Using Test Points 59
TABLE 3.1: Multi-Vdd test generation results [Ingelsson, 2009]
# Test Patterns
Design # RBF @ 0.8V @ 1.0V @ 1.2V Sum
ISCAS-85, ISCAS-89 Benchmarks
c1355 80 39 39
c1908 98 57 57
c2670 104 67 67
c3540 363 184 6 1 191
c7552 577 281 1 282
s838 34 26 2 28
s1488 435 144 2 146
s5378 305 214 214
s9234 223 132 2 134
s13207 358 192 5 1 198
s15850 943 324 4 5 333
s35932 1170 547 50 63 660
ITC-99 Benchmarks
b01 142 23 1 1 25
b02 33 11 1 12
b03 350 122 122
b04 7,228 1117 17 15 1149
b05 10,000 465 9 10 484
b06 203 16 16
b07 6,447 757 5 11 773
b08 1,350 176 6 2 184
b09 729 86 3 89
b10 1,923 224 1 5 230Chapter 3 Test Cost Reduction Using Test Points 60
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TABLE 3.4: Proof of concept: test point insertion to reduce the number of test voltage settings
Vdd settings Control Observation Total
Design bf TPI af TPI Points Points Test Points
c432 0.8V, 1.2V 0.8 V 2 2 4
c499 0.8V 0.8V 0 0 0
c880 0.8V, 1.0V, 1.2V 0.8V, 1.0V 2 0 2
c1355 0.8V, 1.2V 0.8 V 10 3 13
c1908 0.8V, 1.2V 0.8 V 8 1 9
Total 22 6 28
fault (LF2) is shown in Figure 3.5-(b), it covers higher resistance range but as can be seen, it is
undetectable due to a conﬂict on the net feeding the two driving gates. As can be seen, logic-0 is
required at the output of nand gate, which is only possible by applying logic-1 at both the inputs
of nand gate. At the same time, logic-0 is required at the input of inverter to activate the bridge.
This conﬂict is resolved by an additional test point at this input and the resultant circuit is shown
in Figure 3.5-(c). The added test point at the input of nand gate allows bridge activation2 and
fault effect is propagated through the nor gate.
This idea is further investigated by conducting an experiment by using ISCAS-85 benchmarks
and three test voltage settings, 0.8V, 1.0V, and 1.2V. The aim of this experiment is to identify
bridge locations that need a test at more than one voltage setting. For these bridge locations, test
point insertion (TPI) is then used to target redundant (un-detectable) faults to cover the same
resistance interval at the lowest Vdd setting, which is followed by test generation to ensure that
a test pattern can be generated at the lowest Vdd setting. Thus this experiment serves as a proof
of concept that TPI can be used to reduce the number of test Vdd settings.
For this experiment, the benchmarks are synthesised using a 0.12µm ST Microelectronics gate
library using Synopsys design compiler and for each design only non-feedback bridges are
considered3. Test patterns are generated using Multi-Voltage test generator (MVTG) proposed
in [Ingelsson, 2009], the details of which are given by Appendix B. For each design, MVTG
aims to achieve 100% fault coverage using minimum number of test patterns. The results are
tabulated in Table 3.4, which shows benchmark designs in the ﬁrst column, followed by the test
Vdd settings to achieve 100% fault coverage, as generated by MVTG. Third column shows the
impact of TPI on each of the design in reducing the number of test Vdd settings. The next two
columns show the number of control points and observation points used by the TPI, and ﬁnally
2A resistive bridge is activated by setting opposite logic values on the two nets.
3Appendix D shows SPICE description of three gates from the gate libraryChapter 3 Test Cost Reduction Using Test Points 76
TABLE 3.5: Benchmarks
ISCAS-85 and ISCAS-89
CKT. # Gates Total Bridges
c1355 226 6,563
c1908 205 7,986
c2670 269 10,000
c3540 439 10,000
c7552 731 9,998
s344 62 469
s382 74 1,146
s386 63 1,625
s838 149 5,737
s5378 578 9,933
s9234 434 10,000
s13207 1064 10,000
s15850 1578 10,000
ITC-99
Ckt # Gates # Bridges
b01 26 142
b02 15 33
b03 63 350
b04 208 7,228
b05 315 10,000
b06 33 203
b07 170 6,447
b08 86 1,350
b09 75 729
b10 88 1,923Chapter 3 Test Cost Reduction Using Test Points 77
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FIGURE 3.13: Tool ﬂow of the proposed TPI technique
seen, the proposed TPI technique has reduced the number of test Vdd settings to single Vdd for
10 designs and two Vdd settings for 10 designs. This is achieved without affecting the fault
coverage of the original test. It is only for s9234 where the number of test Vdd settings could not
be reduced, this is because it has bridges with highest critical resistance at all three test voltages,
i.e., they are all essential. The number of control and observation points added to each design is
also shown in Table 3.6. It should be noted that total number of test points (including OPs and
CPs) are ten or less for a large majority of circuits, it is only in case of c2670, s838 and b05 that
additional test points are used. For all designs, on average TPI has added 6.7% additional gates.
The number of test points used by the proposed TPI technique is next compared with an earlier
TPI implementation that was published in [Ingelsson et al., 2007]. The TPI implementation
in [Ingelsson et al., 2007] does not use any minimization algorithm for control and observation
points. This comparison is shown in Table 3.7 for all the circuits presented in [Ingelsson et al.,
2007]. It can be noticed that the number of control points have reduced by more than 40% and
this effect is even more pronounced for c1908. Similarly it achieves more than 66% reduction in
the number of observation points, for the same set of circuits and bridge list. This clearly shows
the effectiveness of test point minimization algorithms shown in Figure 3.6.Chapter 3 Test Cost Reduction Using Test Points 78
TABLE 3.6: Results of Test Point Insertion algorithm
ISCAS-85 and ISCAS-89 Benchmarks
Vdd(s) Vdd(s) Total
Design bf TPI af TPI CP(s) OP(s) Test Point(s)
c1355 0.8v, 1.2v 0.8v 6 0 6
c1908 *All 0.8v, 1.2v 2 1 3
c2670 All 0.8v, 1.2v 19 0 19
c3540 All 0.8v, 1.0v 6 1 7
c7552 0.8v, 1.2v 0.8v 0 1 1
s344 All 0.8v 5 0 5
s382 All 0.8v, 1.2v 7 2 9
s386 All 0.8v, 1.0v 9 1 10
s838 All 0.8v, 1.0v 26 11 37
s5378 All 0.8v, 1.0v 5 1 6
s9234 All All 0 0 0
s13207 All 0.8v, 1.0v 3 0 3
s15850 All 0.8v, 1.0v 3 0 3
ITC-99 Benchmarks
Vdd(s) Vdd(s) Total
Design bf TPI af TPI CP(s) OP(s) Test Point(s)
b01 All 0.8v 1 0 1
b02 1.2v, 0.8v 0.8v 2 0 2
b03 0.8v 0.8v 0 0 0
b04 All 0.8v 1 3 4
b05 All 0.8v 30 12 42
b06 0.8v 0.8v 0 0 0
b07 All 1.2v 0.8v 10 0 10
b08 All 0.8V 6 2 8
b09 1.2v, 0.8v 0.8V 2 0 2
b10 All 0.8V 5 0 5
*All = 0.8v, 1.0v, 1.2vChapter 3 Test Cost Reduction Using Test Points 79
TABLE 3.7: Comparison of the number of test points
Total CP(s) Total OP(s)
Design TPI* TPI Alg. 3.6 TPI TPI Alg. 3.6
c432 2 3 2 1
c499 0 0 0 0
c880 2 2 0 0
c1355 10 6 3 0
c1908 8 2 1 1
Total 22 13 6 2
*TPI technique presented in an earlier version of
this work in [Ingelsson et al., 2007]
The fault coverage achieved at single voltage setting (0.8V) is shown in Table 3.8, which can
be used to understand the trade-off between test cost and fault coverage. The table shows fault
coverage at 0.8V after inserting test points for all the circuits. As can be seen, the TPI achieves
very high fault coverage at 0.8V for a large majority of designs, which means that small number
of test patterns are generated at other voltage settings (1.0V and 1.2V) after inserting test points.Chapter 3 Test Cost Reduction Using Test Points 80
TABLE 3.8: Fault coverage at 0.8V after inserting Test Points
ISCAS-85 and ISCAS-89 Benchmarks
CKT. Fault coverage at 0.8V
c1355 100%
c1908 99.99%
c2670 99.99%
c3540 99.37%
c7552 100%
s344 100%
s382 99.99%
s386 99.69%
s838 99.99%
s5378 99.99%
s9234 90%
s13207 84.62%
s15850 89.54%
ITC-99 Benchmarks
CKT. Fault coverage at 0.8V
b01 100%
b02 100%
b03 100%
b04 100%
b05 100%
b06 100%
b08 100%
b09 100%
b10 100%Chapter 3 Test Cost Reduction Using Test Points 82
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FIGURE 3.15: Impact of TPI on area in comparison with the original design.
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FIGURE 3.16: Impact of TPI on dynamic power in comparison with the original design.Chapter 3 Test Cost Reduction Using Test Points 84
with [Abramovici et al., 1998, Touba and McCluskey, 1996, Pomeranz and Reddy, 1998] and
demonstrated by the second experiment discussed in this chapter, Figure 3.14 to 3.17.
This chapter sets what is possible in terms of reducing test cost of multi-Vdd designs with bridge
defects, by using a novel test point insertion technique. The next chapter aims to improve it
further by targeting resistive bridges that cause faulty logic behavior, to appear at more than one
test Vdd setting, and uses gate sizing (GS) to expose the same physical resistance of the bridge
to minimize test cost.Chapter 4 Test Cost Reduction Using Gate Sizing 90
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FIGURE 4.3: Resistance range detection after adjusting logic thresholds of the driven gates
The logic threshold can be adjusted by altering the width/length of the PMOS/NMOS transistor
connected to the particular gate input, or by using the body bias effect. For an inverter it is given
by [Weste and Eshraghian, 1994]:
Vin =
VDD + Vtp + Vtn
q
βn
βp
1 +
q
βn
βp
(4.1)
where, Vin is the voltage at the input of the gate, VDD is the supply voltage, Vtp is the threshold
voltage of the PMOS transistor, Vtn is the threshold voltage of the NMOS transistor.
β = µCox
￿
W
L
￿
(4.2)
where, β is the MOS transistor gain factor, µ is the effective surface mobility of the carriers,
Cox is the gate oxide capacitance. From (4.1), it can be seen that a variation in Wp and Wn
can alter the logic thresholds of a given gate input. This observation was used to conduct some
experiments using 0.12µm ST Microelectronics library. The transistor widths (connected to the
gate input of interest) are varied to reduce the logic threshold, while operating at 0.8V Vdd. For
all the considered cases, the targeted change in logic threshold was -80 mV or less to detect the
fault at the lowest Vdd setting, as that exposes higher resistance at the lowest Vdd setting. The
resultant widths for some of the transistors are shown in Table 4.1, where the ﬁrst column shows
the gate for which the logic threshold is varied, followed by the (Wp/Wn) ratios of the original
design and that ofthe re-designed gates. Thelastcolumn showsthe difference inlogic thresholdsChapter 4 Test Cost Reduction Using Gate Sizing 92
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FIGURE 4.4: Resistance range detection after adjusting the drive strength of the gates driving
the bridge
Ids = β
￿
(Vgs − Vt)Vds −
V 2
ds
2
￿
(4.3)
where, Ids is the drain-source current, β is the gain factor expressed by (4.2), Vgs represents the
gate-source voltage and Vt is the transistor threshold voltage.
From 4.3, it can be observed that the drive current Ids is directly proportional to the gain factor
β (in saturation and active modes), which in turn is directly proportional to the W/L of the tran-
sistor. Thus replacing a gate with another having higher value of β (for transistors feeding the
output) results in higher drive strength. This is feasible since, different versions of functionally
equivalent gates are usually available in the gate library.
An experiment is conducted to analyze the impact of increasing drive strength of gates driving
the bridged nets on resistance coverage of bridge defects. For this purpose 10 circuits were
synthesized using 0.12 µm STMicroelectronics gate library and Synopsys design compiler. A
fault simulator and test pattern generator from [Ingelsson, 2009] is used to determine the de-
tectable resistance range at three Vdd settings, i.e., 0.8V, 1.0V, and 1.2V. For each design, a
bridge is inserted at a location that requires one or more Vdd setting for complete resistance
coverage; unique resistance range at each Vdd setting is recorded that is not detectable at other
Vdd settings. This is followed by replacing the gate with another having higher drive strength
and repeating the procedure to determine the change in resistance coverage at each Vdd setting.
The results are shown in Table 4.2. As can be seen, the resistance range for all the circuits has
increased and for each design, 0.8V Vdd setting alone covers maximum resistance range, whichChapter 4 Test Cost Reduction Using Gate Sizing 103
TABLE 4.3: Benchmarks
ISCAS 85, ISCAS 89
Ckt # Gates # Bridges
c432 93 1,094
c1355 226 6,563
c1908 205 7,986
c2670 269 10,000
c3540 439 10,000
c7552 731 9,998
s344 62 469
s382 74 1,146
s386 63 1,625
s838 149 5,737
s5378 578 9,933
s9234 434 10,000
s15850 1578 10,000
ITC 99
Ckt # Gates # Bridges
b01 26 142
b02 15 33
b03 63 350
b04 208 7,228
b05 315 10,000
b06 33 203
b07 170 6,447
b08 86 1,350
b09 75 729
b10 88 1,923Chapter 4 Test Cost Reduction Using Gate Sizing 106
TABLE 4.4: Results of the proposed Gate Sizing algorithms (DA, PA) and comparison with
TPI presented in Chapter 3.
Test Vdd settings No. of Gates
Ckt Orig. TPI (Chp 3) DA, PA DA PA TPI (Chp 3)
c432 All* All 0.8V 2 3 0
c1355 All 0.8V 0.8V 4 4 10
c1908 1.2V, 0.8V 1.2V, 0.8V 0.8V 3 3 0
c2670 All 1.2V, 0.8V 0.8V 6 6 19
c3540 All 1.0V, 0.8V 0.8V 7 8 7
c7552 All 0.8V 0.8V 1 1 1
s344 1.2V, 0.8V 0.8V 0.8V 1 1 1
s382 1.2V, 0.8V 0.8V 0.8V 2 2 5
s386 All 1.2V, 0.8V 0.8V 7 7 4
s838 All 0.8V 0.8V 14 14 28
s5378 All 1.0V, 0.8V 0.8V 9 12 9
s9234 All 1.0V, 0.8V 0.8V 6 13 2
s15850 All 0.8V 0.8V 8 9 3
b01 All 0.8V 0.8V 1 1 1
b02 1.2V, 0.8V 0.8V 0.8V 1 1 2
b03 0.8V 0.8V 0.8V 0 0 0
b04 All 0.8V 0.8V 8 8 4
b05 All 0.8V 0.8V 18 18 42
b06 0.8V 0.8V 0.8V 0 0 0
b07 All 1.2V, 0.8V 0.8V 9 10 10
b08 All 0.8V 0.8V 4 4 8
b09 1.2V, 0.8V 0.8V 0.8V 2 2 2
b10 All 0.8V 0.8V 4 5 5
Total No. of Gates 117 132 163
*All = 0.8V, 1.0V, 1.2V
PA → Probabilistic Algorithm, DA → Deterministic AlgorithmChapter 4 Test Cost Reduction Using Gate Sizing 107
TABLE 4.5: Bridge categorization by the Probabilistic algorithm
Prob. Search Space
Ckt. # Bridges Gray Zone Low Vdd
c432 1,094 339 755
c1355 6,563 3762 2,801
c1908 7,986 4776 3,210
c2670 10,000 2842 7,158
c3540 10,000 3282 6,718
c7552 9,998 6203 3795
s344 469 234 235
s382 1,146 803 343
s386 1,625 751 874
s838 5,737 3916 1821
s5378 9,933 4886 5047
s9234 10,000 5363 4637
s15850 10,000 5899 4101
b01 142 78 64
b02 33 21 12
b03 350 195 155
b04 7,228 3497 3,731
b05 10,000 4468 5,532
b06 203 148 55
b07 6,447 3489 2,958
b08 1,350 860 490
b09 729 542 187
b10 1,923 1189 734Chapter 4 Test Cost Reduction Using Gate Sizing 108
TABLE 4.6: Timing Comparison of Deterministic and Probabilistic Algorithms
Total SAT runs Time (min)
Ckt. PA DA PA DA PA
DA
c432 1816 7379 1.52 1.93 0.78
c1355 5821 19128 24.37 28.88 0.84
c1908 8940 13766 23.83 25.52 0.93
c2670 7416 50488 117.68 237.33 0.50
c3540 10790 44908 75.62 135.75 0.56
c7552 18454 32877 225.25 396.95 0.57
s382 1363 2119 1.65 1.28 1.29
s386 2190 7770 2.35 2.27 1.04
s838 6187 14586 19.82 22.28 0.89
s5378 9450 31269 310.00 336.20 0.92
s9234 12669 37064 723.60 947.60 0.76
s15850 12580 20598 4513.1 5896.18 0.77
b01 166 338 0.05 0.02 3.0
b02 44 63 0.02 0.02 1.0
b04 6884 13803 33.78 41.15 0.82
b07 8527 25631 29.32 31.45 0.93
b08 3697 9883 2.08 1.93 1.08
b10 4601 8258 2.03 1.55 1.31
Total 121595 339928 6106.1 8108.3 0.75
Avg. 6755.3 18884.9 339.2 450.5 0.75
PA → Probabilistic Algorithm, DA → Deterministic AlgorithmChapter 4 Test Cost Reduction Using Gate Sizing 109
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FIGURE 4.13: Impact of Gate Sizing on timing performanceand comparison with the original
and the TPI presented in Chapter 3.
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FIGURE 4.14: Impact of Gate Sizing on area overhead and comparison with the original and
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FIGURE 4.15: Impact of Gate Sizing on dynamic power and comparison with the original and
the TPI presented in Chapter 3.
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FIGURE 4.16: Impact of Gate Sizing on leakage power and comparison with the original and
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FIGURE 5.2: Effect of supply voltage on bridge fault: Analog/Digital domain
A sub-class of resistive bridging faults is hard-short, which is observed when the nets connected
with one another are at 0 Ω. The behavior of hard-shorts in the context of multiple voltage
settings can be understood from Figure 5.1 and Figure 5.2. In Figure 5.1, since the value of Rsh
is 0 Ohms, the logic behavior at the fault site does not vary at two different Vdd settings (LF1
at both Vdd settings). In general, this similarity in logic behavior at two Vdd settings suggests
that fault detection (for hard-shorts) may have lesser dependence on voltage setting used, in
comparison to bridges with higher resistance values.
From a diagnosis point of view it is interesting to analyze the impact of covering the same
defect (specially, bridges with higher resistance values) at more than one voltage setting and to
analyze itseffect on diagnosis resolution, i.e., canithelp toimprove thediagnosis resolution over
single voltage diagnosis? The next section uses illustrative examples to show that combining the
information gathered by diagnosing at different voltage settings may help improve the diagnosis
accuracy over single voltage diagnosis.Chapter 5 Bridge Defect Diagnosis 119
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FIGURE 5.3: Analog behavior of resistive bridges at three different voltage settingsChapter 5 Bridge Defect Diagnosis 128
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FIGURE 5.8: Tool ﬂow for Dictionary generation
of missing out diagnosis at one of the three voltage setting and shows the effect of conducting
diagnosis on different Vdd pairs {(0.8V, 1.0V), (0.8V, 1.2V), (1.0V, 1.2V)}. This experiment
is motivated towards saving tester time while recognizing the Vdd pair that achieves highest
diagnosis accuracy. The fourth experiment is geared towards getting an insight into diagnosis
of hard-shorts in the context of multi-Vdd designs, as they behave differently than bridges with
higher resistance value. Last experiment shows that higher diagnosis accuracy can be achieved
using larger (or high resolution ATPG generated) tests.Chapter 5 Bridge Defect Diagnosis 129
TABLE 5.4: Benchmarks
CKT. # Gates # Bridges
c432 93 47
c880 161 69
c499 187 85
c1908 205 98
c1355 226 80
s1488 281 435
s9234 434 223
c3540 439 363
s5378 578 305
c7552 731 578
s13207 1064 358
s15850 1578 943
s35932 3689 1170
s38584 5133 2937Chapter 5 Bridge Defect Diagnosis 138
TABLE 5.10: Diagnosis callout for Hard Shorts at Single voltage setting
@ Vdd 0.8V @ Vdd 1.0V @ Vdd 1.2V
CKT. EXT CNT EMT EXT CNT EMT EXT CNT EMT
c432 44 3 0 44 3 0 44 3 0
c880 67 2 0 67 2 0 67 2 0
c499 72 13 0 72 13 0 72 13 0
c1908 63 34 1 67 30 1 67 30 1
c1355 71 9 0 72 8 0 72 8 0
s1488 306 127 2 323 110 2 332 101 2
s9234 0 188 35 0 190 33 0 190 33
c3540 286 76 1 287 75 1 287 75 1
s5378 96 199 10 97 199 9 99 197 9
c7552 464 29 7 465 28 7 465 28 7
s13207 63 214 81 63 215 80 140 138 80
s15850 0 491 9 0 491 9 0 491 9
s35932 383 115 2 383 115 2 383 115 2
s38584 381 115 4 383 113 4 382 114 4Chapter 5 Bridge Defect Diagnosis 139
TABLE 5.11: Diagnosis callout for Hard Shorts at Multiple voltage setting
RRI PRI POM
CKT. EXT CNT EMT EXT CNT EMT EXT CNT EMT
c432 44 3 0 44 3 0 46 1 0
c880 67 2 0 67 2 0 67 2 0
c499 72 13 0 73 12 0 84 1 0
c1908 67 30 1 67 30 1 87 10 1
c1355 72 8 0 73 7 0 80 0 0
s1488 334 99 2 343 90 2 401 32 2
s9234 0 190 33 15 175 33 147 43 33
c3540 288 74 1 301 61 1 344 18 1
s5378 101 195 9 125 171 9 277 19 9
c7552 467 26 7 469 24 7 487 6 7
s13207 143 136 79 146 133 79 191 88 79
s15850 0 491 9 39 452 9 436 55 9
s35932 383 115 2 383 115 2 477 21 2
s38584 383 113 4 383 113 4 445 51 4Chapter 5 Bridge Defect Diagnosis 142
high diagnosis accuracy. The improved diagnosis accuracy justiﬁes the usage of test patterns at
more than a single-Vdd setting. Lastly, it shows experimental results to establish that Multi-Vdd
diagnosis is more effective for resistive bridges than for hard-shorts.Chapter 6 Conclusions and Future Work 149
in technology have also led to more manufacturing defect types with the most prominent being
resistive shorts or bridging (resistive connection between two nodes either within logic gate, or
between outputs of different logic gates) and resistive opens (resistor between two circuit nodes
that should be connected). According to the ITRS 2005 [ITR, 2005], the frequency of resistive
open and resistive short (RORS) defects increases with technology scaling. As an example, an
industrial study estimated RORS account for as much as 58% of all defects [Montanes et al.,
2002] found in an IC fabricated using 130nm. RORS defects alter the IC delay performance and
change the logic function leading to IC failures, and therefore they are aggressively targeted by
industry during manufacturing test. The considerable increase of RORS defects in nanometer
ICs are due to the presence of many interconnection layers, growing number of connections be-
tween each layer, and denser interconnection lines and they are likely to become more prominent
in next generation process technologies [ITR, 2005].
An overview of the state-of-the-art research in RORS defects testing including our preliminary
research is discussed next, which forms the basis for the proposed research. Over the last couple
of years fault models and test generation methods for RORS defects have been reported in the
literature, recent examples include [Engelke et al., 2006b, Arumi et al., 2008b]. As a result of
growing industry concerns, commercial Automatic Test Pattern Generation (APTG) methods
and tools targeting RORS defects have become available recently, e.g. Synopsys TetraMax and
Mentor Graphics FastScan. Whilst signiﬁcant progress has been made on how to detect RORS
defects effectively, recent academic and industrial research is showing that these defects are
sensitive to variation in the operating power supply voltage, compromising their detectability.
One example we have demonstrated [Khursheed et al., 2008] is that resistive shorts change
their logical behaviour with varying Vdd and unless this Vdd-dependent behaviour is addressed
during test generation, loss of defect coverage occurs leading to reduced IC yield and reliability.
Another example [Kruseman and Heiligers, 2006] from industry considered resistive opens and
shown how such defects are better detected at elevated Vdd (higher than nominal operating
power supply Vdd). We have also demonstrated [Ingelsson et al., 2008, 2009] how resistive
shorts are sensitive to fabrication process variation (VT, W/L, TOX) leading to new logical
faults induced by such variation which are missed during test. There is further evidence that
process variation introduces additional delay failures as reported in [Lu et al., 2005] and more
recently by IBM [Iyengar et al., 2007] and TI [Devanathan et al., 2007a]. It should be noted
that current commercial ATPG methods and tools do not take into consideration the variation
in fabrication process and operating power supply voltage during test generation (i.e. variation-
unaware) which is the main focus of the proposed research.
Recent research including that presented in this thesis, shows that logical and delay behaviour
of RORS are sensitive to Vdd [Khursheed et al., 2008] and to process variation [Ingelsson et al.,Chapter 6 Conclusions and Future Work 150
2008, Luet al., 2005, Iyengar etal., 2007, Devanathan et al., 2007a] and therefore new high qual-
ity manufacturing test methods targeting such defects are needed to minimize test escapes and
to increase the shipped-product quality for nanometer ICs. The key objectives of the proposed
research include the following:
1. Develop structural fault models for resistive open and resistive short (RORS) defects to
predict accurately their logical and timing behaviour under process and power supply
voltage (PV) variation;
2. Analyse using the developed fault models the effects of PV variation on the defects’ be-
haviour to identify the variation-induced logic and delay faults that need to be targeted
during test pattern generation to improve fault coverage and reduce test data volume;
3. Develop PVvariation-aware test pattern generation methods (static and dynamic) for logic
and delay tests leveraging the identiﬁed variation-induced faults to improve test quality
(less test escapes) and reduced test cost (less test application time);
4. Investigate the impact of PV variations on diagnosis accuracy using the developed fault
models to develop a robust diagnosis technique taking PV variations into account.
The produced manufacturing defect models and test pattern generation methods from the re-
search programme will help to establish the scientiﬁc foundation required for the development
of next generation process and voltage (PV)variation aware test methods and tools for nanoscale
integrated circuits. This is highly novel research since to the best of our knowledge, at present
there are no reported PV variation aware fault models for resistive open and resistive short de-
fects. Such models will facilitate the development of more efﬁcient test generation methods in
terms of higher defect coverage (better test quality) with less volume of test data (lower test
time) when compared with the state-of-the-art delay test methods reported in [Lu et al., 2005,
Iyengar et al., 2007, Devanathan et al., 2007a], and the only reported basic logic test method
reported by us [Ingelsson et al., 2008]. This research proposal is timely and responds to present
and future industrial needs. This is because the availability of effective and low-cost test meth-
ods developed speciﬁcally to mitigate the impact of PV variation are of paramount importance if
the test cost of nanometre ICs is to remain acceptable for the highly competitive microelectron-
ics industry. The outcome from this research would be practical test solutions that are attractive
to both industrial exploitation and further academic research.Appendix A Logic Threshold Calculation 153
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in another database as discussed in Appendix A) of the driven gate inputs to determine the exact
logic fault behavior at the fault-site and returns one or more LSCs to the test pattern generator.
The test generator uses the list of LSCs generated by the logic fault generator for a given bridge
location, and generates a test pattern for each LSC that distinguishes the faulty behavior of a
design from fault-free behavior. The MVTG uses ZChaff [zChaff, 2007] (SAT solver) for test
pattern generation that propagate the fault effect to the primary output(s) and justiﬁes the logic
values of the fault site at the primary inputs of the design. The test pattern generator targets each
LSC and returns a test pattern for each detectable logic fault and therefore results in test patterns
with overlapping detectable resistance ranges and some of the test patterns are un-necessary that
can be removed without affecting the fault coverage of the test. Such test patterns are removed
from the test set during the ﬁnal step shown as “Test pattern selection” in Figure B.1. Test
size is reduced by using linear programming based minimum set cover technique [LP, 2009]
that ensures that resistance range coverage remains the same by using minimal number of test
patterns. The program ﬁnally terminates by generating amulti-voltage test set that ensures 100%
bridge fault coverage.Appendix B Multi-Voltage Test Generation 156
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FIGURE B.1: Multi-Voltage Test Generation (MVTG) ﬂow [Ingelsson, 2009].